Qualcomm Jobs

Job Information

Qualcomm ASIC Verification Engineer, SR. in Toronto, Ontario


Qualcomm Canada ULC

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

You are an ASIC Engineer interested in developing world-class audio solutions. The successful candidate must possess internal drive and a keen desire to learn on the job. You will work within a multi-disciplinary, multi-site team of architects, designers and verification engineers and will be responsible for the IP design development and integration within the audio sub-system. Responsibilities for the successful candidate will be focused on ASIC implementation tasks but may also include ASIC design tasks from time to time.

Responsibilities will be focused on key ASIC implementation tasks such as:

  • Synthesis

  • Timing Constraints

  • Implementing ECOs

  • STA

  • Power intent validation (CLP)

  • Lint

  • Power Analysis Tasks

  • CDC validation

  • Model and analyze performance, area, power, and system cost tradeoffs for different micro-architectures

  • Contribute to implementation methodologies/ flows

Specific responsibilities will be a function of project and team needs and may vary over time. In addition to implementation tasks the successful candidate may also be asked to perform ASIC design tasks including some RTL development.


  • Uses tools/applications (i.e., Cadence, RTL Compiler, etc.) to execute the architecture and design of a specific part of a block according to design protocol provided.

  • Resolves architecture, design, or verification problems by applying sound ASIC engineering practices with some supervision.

  • Executes the design and verification strategies of ASICs, SoC, and IP cores of own specific assigned part of a block or IC Package with supervision from project lead.

  • Writes basic tests and regressions to identify any bugs in own work.

  • Runs power checks on specific part of a block under the guidance of more senior engineers.

  • Interprets the results of performance checks and reports them to team lead.

  • Supports the innovation of ASICs, SoC, IP cores, and/or transistor level integrated circuits.

  • Writes, reviews, and edits technical document in accordance with template requirements.

  • Communicates directly with lead on any significant deviations from the Plan of Record for specific assigned part of a block in a timely manner.

  • Participates in design or project reviews and project meetings.

  • Provides input to team lead regarding areas for process and procedural improvement.

Minimum Qualifications:

  • Ability to work legally in Canada

  • Bachelor's degree in Science, Engineering, or related field.

  • 3 years of ASIC design / implementation related experience

  • Proficiency with Verilog/VHDL RTL design languages

  • Detail oriented with strong analytical and debugging skills

Preferred Qualifications:

  • Strong understanding of ASIC/VLSI concepts

  • Experience with synthesis, STA

  • Experience with clock domain crossing techniques and tools

  • Experience with the following design tools / specifications:

  • o ASIC design and simulation tool sets (Synopsys/Cadence Mentor - DC, Genus, Fusion Compiler, PTPX, Power Compiler, Primetime, Modeltech, VCS, power theatre, etc.)

  • o Working knowledge of UPF specification

  • o Design rule check (Spyglass, etc.)

  • o Formal verification (Formality, LEC, etc.)

  • o Power analysis and simulation

  • o Scripting languages (TCL, Python, Perl, C, etc.)

  • Working knowledge of UPF specification

  • Strong communication (written and verbal) and collaboration skills

  • 5+ years of experience

Minimum Qualifications:

• Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, or related work experience.


Master's degree in Science, Engineering, or related field and 1+ years of ASIC design, verification, or related work experience.


PhD in Science, Engineering, or related field.

Applicants : If you need an accommodation, during the application/hiring process, you may request an accommodation by sending email to accommodationsupport

To all Staffing and Recruiting Agencies : Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers (http://www.qualcomm.com/contact/corporate) .

EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Equal Employment Opportunity: https://www.eeoc.gov/sites/default/files/migrated_files/employers/poster_screen_reader_optimized.pdf

"EEO is the Law" Poster Supplement : https://www.dol.gov/sites/dolgov/files/ofccp/regs/compliance/posters/pdf/OFCCP_EEO_Supplement_Final_JRF_QA_508c.pdf

Pay Transparency NonDiscrimination Provision: https://www.dol.gov/sites/dolgov/files/ofccp/pdf/pay-transp_%20English_formattedESQA508c.pdf

Employee Polygraph Protection Act: https://www.dol.gov/sites/dolgov/files/WHD/legacy/files/eppac.pdf

Family Medical Leave Act: https://www.dol.gov/sites/dolgov/files/WHD/legacy/files/fmlaen.pdf

Rights of Pregnant Employees: https://www.dfeh.ca.gov/wp-content/uploads/sites/32/2020/12/Your-Rights-and-Obligations-as-a-Pregnant-Employee_ENG.pdf

Discrimination and Harassment: https://www.dfeh.ca.gov/wp-content/uploads/sites/32/2020/10/Workplace-Discrimination-Poster_ENG.pdf

California Family Rights Act: https://www.dfeh.ca.gov/wp-content/uploads/sites/32/2020/12/CFRA-and-Pregnancy-Leave_ENG.pdf