Qualcomm Jobs

Job Information

Qualcomm Low Power AI Architecture Lead in Bangalore, India


Qualcomm India Private Limited

Job Area:

Engineering Group, Engineering Group > Hardware Engineering

Qualcomm Overview:

Qualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. But this is just the beginning. It takes inventive minds with diverse skills, backgrounds, and cultures to transform 5Gs potential into world-changing technologies and products. This is the Invention Age - and this is where you come in.

General Summary:

Qualcomm is the world's leading developer of next-generation of always connected Edge-AI processing technology and is committed to building a world-class organization that will lead the industry.

Be part of the team developing next generation Audio and Always On / Edge AI subsystems and platforms. The ASIC Audio/Edge AI Systems Engineer is responsible for system architecture definition activities supporting a sophisticated multimedia Low Power Audio/Edge AI subsystem across a broad range of mobile, XR, compute, and automotive products.

Candidates will be responsible for all aspects of the ASIC hardware architecture definition/validation including the following:

  • Owning end to end system architecture

  • Capturing detailed technology requirements working closely with product, hardware and software engineering teams

  • Developing detailed ASIC system architectures to support requirements and authoring subsystem hardware specifications

  • Defining architecture validation plans and reviewing development results

  • Optimization and debug via modelling, system simulation and testing across key criteria including power and performance.

  • Collaborating, reviewing and enabling design and system teams to execute on dependent specifications

  • Post-silicon commercialization support and customer engineering documentation

  • Defining and patenting novel architectures that drive industry leadership.

Job Function:

  • Oversees hardware architecture for ASIC systems development for a variety of products.

  • Determines architecture design, and validation via system simulation.

  • Defines module interfaces/formats for simulation.

  • Evaluates all aspects of the HW architecture flow from high-level development to validation and review.

  • Analyzes equipment to establish operation data, conducts experimental tests, and evaluates results.

  • Uses System tools, such as, MathWorks MATLAB, SIMULINK, VISIO and other toolboxes.

  • Uses language such as HDL, C/C++, System C, Perl, Python.

  • Provides technical expertise for next generation initiatives.

Minimum Qualifications:

Bachelor's degree in Science, Engineering, or related field and 10+ years of ASIC design, verification, or related work experience.


Master's degree in Science, Engineering, or related field and 8+ years of ASIC design, verification, or related work experience.


PhD in Science, Engineering, or related field.

Principal Duties and Responsibilities:

  • Leverages experience in DSP, machine learning algorithms, SoC hardware and computer architecture concepts to develop proposals to address system audio and edge-AI requirements using processor, memory, bus and low-power design techniques.

  • Uses expertise in low-power design methodology, optimization and validation using various CAD tools and design techniques to optimize system power.

  • Leverages experience in digital system performance analysis and systems modelling to ensure performance goals met.

  • Leverages Verilog/VHDL and digital hardware design tools such as Synopsys/Cadence/Mentor ASIC design and simulation tool sets, power analysis and simulation, scripting languages (Python, Perl, TCL, C, etc.) to optimize system.

  • Effectively utilizes advanced problem solving and ASIC engineering practices to resolve complex architecture, design, or verification problems.

  • Writes technical documentation and provides technical expertise for design or project reviews and project meetings.

  • Acts as a tech lead on small to large projects and owns team deliverables of the project.

  • Bachelor's/Master’s or PhD degree in Electrical Engineering, Computer Engineering, or Computer Science.

  • 5+ years ASIC design, verification, or related work experience.

  • 5+ years experience with architecture and design tools.

  • 5+ years experience with scripting tools and programming languages.

  • 5+ years experience with design verification methods.

  • 1+ years of work experience in a role requiring interaction with senior leadership (e.g., Director level and above).

Applicants : If you need an accommodation, during the application/hiring process, you may request an accommodation by sending email to accommodationsupport

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers (http://www.qualcomm.com/contact/corporate) .

EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Equal Employment Opportunity: https://www.eeoc.gov/sites/default/files/migrated_files/employers/poster_screen_reader_optimized.pdf

"EEO is the Law" Poster Supplement : https://www.dol.gov/sites/dolgov/files/ofccp/regs/compliance/posters/pdf/OFCCP_EEO_Supplement_Final_JRF_QA_508c.pdf

Pay Transparency NonDiscrimination Provision: https://www.dol.gov/sites/dolgov/files/ofccp/pdf/pay-transp_%20English_formattedESQA508c.pdf

Employee Polygraph Protection Act: https://www.dol.gov/sites/dolgov/files/WHD/legacy/files/eppac.pdf

Family Medical Leave Act: https://www.dol.gov/sites/dolgov/files/WHD/legacy/files/fmlaen.pdf

Rights of Pregnant Employees: https://www.dfeh.ca.gov/wp-content/uploads/sites/32/2020/12/Your-Rights-and-Obligations-as-a-Pregnant-Employee_ENG.pdf

Discrimination and Harassment: https://www.dfeh.ca.gov/wp-content/uploads/sites/32/2020/10/Workplace-Discrimination-Poster_ENG.pdf

California Family Rights Act: https://www.dfeh.ca.gov/wp-content/uploads/sites/32/2020/12/CFRA-and-Pregnancy-Leave_ENG.pdf